Abstract| As the disparity b e t ween processor and memory speeds continues to grow, memory latency is becoming an increasingly important performance bottleneck. While software-controlled prefetching is an attractive t e c hnique for tolerating this latency, its success has been limited thus far to array-based numeric codes. In this paper, we expand the scope of automatic compiler-inserted prefetching to also include the recursive data structures commonly found in pointer-based applications. We propose three compilerbased prefetching schemes, and automate the most widely applicable scheme (greedy prefetching) in an optimizing research compiler. Our experimental results demonstrate that compiler-inserted prefetching can o er signi cant performance gains on both uniprocessors and large-scale sharedmemory multiprocessors.
I. Introduction S OFTWARE -controlled data prefetching 1], 2] o ers the potential for bridging the ever-increasing speed gap between the memory subsystem and today's highperformance processors. In recognition of this potential, a n umber of recent processors have added support for prefetch instructions 3], 4], 5]. While prefetching has enjoyed considerable success in array-based numeric codes 6], its potential in pointer-based applications has remained largely unexplored. This paper investigates compilerinserted prefetching for pointer-based applications|in particular, those containing recursive data structures.
Recursive Data Structures (RDSs) include familiar objects such as linked lists, trees, graphs, etc., where individual nodes are dynamically allocated from the heap, and nodes are linked together through pointers to form the overall structure. For our purposes, \recursive data structures" can be broadly interpreted to include most pointer-linked data structures (e.g., mutually-recursive data structures, or even a graph of heterogeneous objects). From a memory performance perspective, these pointer-based data structures are expected to be an important concern for the following reasons. For an application to su er a large memory penalty due to data replacement misses, it typically must have a large data set relative to the cache size. Aside from multi-dimensional arrays, recursive data structures are one of the most common and convenient methods of building large data structures (e.g, B-trees in database applications, octrees in graphics applications, etc.). As we traverse a C.-K. Luk is with the Department of Computer Science, University o f T oronto, Toronto, Ontario M5S 3G4, Canada. E-mail: luk@eecg.toronto.edu.
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large RDS, we m a y potentially visit enough intervening nodes to displace a given node from the cache before it is revisited hence temporal locality m a y be poor. Finally, in contrast with arrays|where consecutive elements are at contiguous addresses|there is little inherent spatial locality b e t ween consecutively-accessed nodes in an RDS, since they are dynamically allocated at arbitrary addresses.
To cope with the latency of accessing these pointerbased data structures, we propose three compiler-based schemes for prefetching RDSs, as described in Section II. We implemented the most widely-applicable of these schemes|greedy prefetching|in a modern research c o mpiler ( SUIF 7] ), as discussed in Section III. To e v aluate our schemes, we performed detailed simulations of their impact on both uniprocessor and multiprocessor systems in Sections IV and V, respectively. F i n a l l y , w e present related work and conclusions in Sections VI and VII.
II. Software-Controlled Prefetching for RDSs
A k ey challenge in successfully prefetching RDSs is scheduling the prefetches su ciently far in advance to fully hide the latency, while introducing minimal runtime overhead. In contrast with array-based codes, where the prefetching distance can be easily controlled using software pipelining 2], the fundamental di culty with RDSs is that we m ust rst dereference pointers to compute the prefetch addresses. Getting several nodes ahead in an RDS traversal typically involves following a pointer chain. However, the very act of touching these intermediate nodes along the pointer chain means that we cannot tolerate the latency of fetching more than one node ahead.
To o vercome this pointer-chasing problem 8], we p r o p o s e three schemes for generating prefetch addresses without following the entire pointer chain. The rst two s c hemes| greedy prefetching and history-pointer prefetching|use a pointer within the current node as the prefetching address the di erence is that greedy prefetching uses existing pointers, whereas history-pointer prefetching creates new pointers. The third scheme|data-linearization prefetching| generates prefetch addresses without pointer dereferences.
A. Greedy Prefetching
In a k-ary RDS, each n o d e c o n tains k pointers to other nodes. Greedy prefetching exploits the fact that when k > 1, only one of these k neighbors can be immediately followed as the next node in the traversal, but there is often a good chance that other neighbors will be visited sometime in the future. Therefore by prefetching all k pointers when a node is rst visited, we hope that enough of these However, we w ould only su er half of the miss penalty ( L 2 ) when we visit node 2, and no miss penalty when we e v entually visit node 3 (since the time to visit the subtree rooted at node 2 is greater than L). In this example, the latency is fully hidden for roughly half of the nodes, and reduced by 50% for the other half (minus the root node).
Greedy prefetching o ers the following advantages: (i) it has low r u n time overhead, since no additional storage or computation is needed to construct the prefetch pointers (ii) it is applicable to a wide variety of RDSs, regardless of how they are accessed or whether their structure is modi ed frequently and (iii) it is relatively straightforward to implement in a compiler|in fact, we h a ve implemented it in the SUIF compiler, as we describe later in Section III. The main disadvantage of greedy prefetching is that it does not o er precise control over the prefetching distance, which is the motivation for our next algorithm.
B. History-Pointer Prefetching
Rather than relying on existing pointers to approximate prefetch addresses, we can potentially synthesize more accurate pointers based on the observed RDS traversal patterns. To prefetch d nodes ahead under the history-pointer prefetching scheme 8], we add a new pointer (called a history-pointer) t o a n o d e n i to record the observed address of n i+d (the node visited d nodes after n i ) o n a r ecent t r a versal of the RDS. On subsequent t r a versals of the RDS, we prefetch the nodes pointed to by these historypointers. This scheme is most e ective when the traversal pattern does not change rapidly over time. To construct the history-pointers, we m a i n tain a FIFO queue of length d which contains pointers to the last d nodes that have just been visited. When we visit a new node n i , the oldest node in the queue will be n i;d (i.e. the node visited d nodes earlier), and hence we update the history-pointer of n i;d to point t o n i . After the rst complete traversal of the RDS, all of the history-pointers will be set.
In contrast with greedy prefetching, history-pointer prefetching o ers no improvement on the rst traversal of an RDS, but can potentially hide all of the latency on subsequent traversals. While history-pointer prefetching o ers the potential advantage of improved latency tolerance, this comes at the expense of (i) execution overhead to construct the history-pointers, and (ii) space overhead for storing these new pointers. To minimize execution overhead, we can potentially update the history-pointers less frequently, depending on how rapidly the RDS structure changes. In one extreme, if the RDS never changes, we can set the history-pointers just once. The problem with space overhead is that it potentially worsens the caching behavior. The desire to eliminate this space overhead altogether is the motivation for our next prefetching scheme.
C. Data-Linearization Prefetching
The idea behind data-linearization prefetching 8] is to map heap-allocated nodes that are likely to be accessed close together in time into contiguous memory locations. With this mapping, one can easily generate prefetch a ddresses and launch them early enough. Another advantage of this scheme is that it improves spatial locality. The major challenge, however, is how and when we can generate this data layout. In theory, one could dynamically remap the data even after the RDS has been initially constructed, but doing so may result in large runtime overheads and may also violate program semantics. Instead, the easiest time to map the nodes is at creation time, which is appropriate if either the creation order already matches the traversal order, or if it can be safely reordered to do so. Since dynamic remapping is expensive (or impossible), this scheme obviously works best if the structure of the RDS changes only slowly (or not at all). If the RDS does change radically, the program will still behave correctly, but prefetching will not improve performance.
III. Implementation of Greedy Prefetching
Of the three sch e m e s t h a t w e propose, greedy prefetching is perhaps the most widely applicable since it does not rely on traversal history information, and it requires no additional storage or computation to construct prefetch a ddresses. For these reasons, we h a ve implemented a version of greedy prefetching within the SUIF compiler 7], and we will simulate the other two algorithms by hand. Our implementation consists of an analysis phase to recognize RDS accesses, and a scheduling phase to insert prefetches.
A. Analysis: Recognizing RDS Accesses
To recognize RDS accesses, the compiler uses both type declaration information to recognize which data objects are RDSs, and control structure information to recognize when these objects are being traversed. An RDS type is a record type r containing at least one pointer that points either directly or indirectly to a record type s. After discovering data structures with the appropriate types, the compiler then looks for control structures that are used to traverse the RDSs. In particular, the compiler looks for loops or recursive procedure c alls such that during each new loop iteration or procedure invocation, a pointer p to an RDS is assigned a value resulting from a dereference of p|we refer to this as a recurrent pointer update.
This heuristic corresponds to how RDS codes are typically written. To detect recurrent p o i n ter updates, the compiler propagates pointer values using a simpli ed (but less precise) version of earlier pointer analysis algorithms 9], 10]. Figure 3 shows some example program fragments that our compiler treats as RDS accesses. In Figure 3 (a), l is updated to l!next!next inside the while-loop. In Figure 3(b) , n is assigned the result of the function call g(n) inside the for-loop. (Since our implementation d o e s n o t perform interprocedural analysis, it assumes that g(n) results in a value n!...!next.) In Figure 3 (c), two dereferences of the function argument t are passed as the parameters to two recursive calls. Figure 3 Ideally, the next step would be to analyze data locality across RDS nodes to eliminate unnecessary prefetches. Although we h a ve not automated this step in our compiler, we e v aluated its potential bene ts in an earlier study 8].
B. Scheduling Prefetches
Once RDS accesses have been recognized, the compiler inserts greedy prefetches as follows. At the point where an RDS object is being traversed|i.e. where the recurrent pointer update occurs|the compiler inserts prefetches of all pointers within this object that point t o R D S -t ype objects at the earliest points where these addresses are available within the surrounding loop or procedure body. The availability of prefetch addresses is computed by prop- Figure 4 . Further details of our implementation can be found in Luk's thesis 11].
IV. Prefetching RDSs on Uniprocessors
In this section, we quantify the impact of our prefetching schemes on uniprocessor performance. Later, in Section V, we will turn our attention to multiprocessor systems.
A. Experimental Framework
We performed detailed cycle-by-cycle simulations of the entire Olden benchmark suite 12] on a dynamicallyscheduled, superscalar processor similar to the MIPS R10000 5]. The Olden benchmark suite contains ten pointer-based applications written in C, which are brie y summarized in Table I . The rightmost column in Table I shows the amount of memory dynamically allocated to RDS nodes.
Our simulation model varies slightly from the actual MIPS R10000 (e.g., we model two memory units, and we 
assume that all functional units are fully-pipelined), but we do model the rich details of the processor including the pipeline, register renaming, the reorder bu er, branch prediction, instruction fetching, branching penalties, the memory hierarchy (including contention), etc. Table II shows the parameters of our model. We u s e pixie 13] to instrument the optimized MIPS object les produced by the compiler, and pipe the resulting trace into our simulator. To a void misses during the initialization of dynamicallyallocated objects, we used a modi ed version of the IRIX mallopt routine 14] whereby w e prefetch allocated objects before they are initialized. Determining these prefetch a ddresses is straightforward, since objects of the same size are typically allocated from contiguous memory. This optimization alone led to over twofold speedups relative to using malloc for the majority of the applications| particularly those that frequently allocate small objects. Figure 5 shows the results of our uniprocessor experiments. The overall performance improvement o ered by greedy prefetching is shown in Figure 5(a) , where the two bars correspond to the cases without prefetching (N) a n d with greedy prefetching (G). These bars represent execution time normalized to the case without prefetching, and they are broken down into four categories explaining what happened during all potential graduation slots. (The number of graduation slots is the issue width|4 in this case| multiplied by the number of cycles.) The bottom section (busy) is the number of slots when instructions actually graduate, the top two sections are any non-graduating slots that are immediately caused by the oldest instruction suffering either a load or store miss, and the inst stall section is all other slots where instructions do not graduate. Note that the load stall and store stall sections are only a rstorder approximation of the performance loss due to cache misses, since these delays also exacerbate subsequent d a t a dependence stalls.
B. Performance o f G r eedy Prefetching
As we see in Figure 5 (a), half of the applications enjoy a speedup ranging from 4% to 45%, and the other half are within 2% of their original performance. For the applications with the largest memory stall penalties|i.e. health, perimeter, and treeadd|much of this stall time has been eliminated. In the cases of bisort and mst, prefetching overhead more than o set the reduction in memory stalls (thus resulting in a slight performance degradation), but this was not a problem in the other eight applications.
To understand the performance results in greater depth, Figure 5 (b) breaks down the original primary cache misses into three categories: (i) those that are prefetched and subsequently hit in the primary cache (pf hit), (ii) those that are prefetched but remain primary misses (pf miss), and (iii) those that are not prefetched (nopf miss). The s u m o f t h e pf hit and pf miss cases is also known as the coverage factor, w h i c h ideally should be 100%. For em3d, power, a n d voronoi, the coverage factor is quite low ( u nder 20%) because most of their misses are caused by a r r a y or scalar references|hence prefetching RDSs yields little improvement. In all other cases, the coverage factor is above 60%, and in four cases we a c hieve nearly perfect coverage. If the pf miss category is large, this indicates that prefetches were not scheduled e ectively|either they were issued too l a t e to hide the latency, o r e l s e t h e y w ere too e arly and the prefetched data was displaced from the cache before it could be referenced. This category is most prominent i n mst, where the compiler is unable to prefetch early enough during the traversal of very short linked lists within a hash table. Since greedy prefetching o er little control over prefetching distance, it is not surprising that scheduling is imperfect|in fact, it is encouraging that the pf miss fractions are this low.
To h e l p e v aluate the costs of prefetching, Figure 5 (c) shows the fraction of dynamic prefetches that are unnecessary because the data is found in the primary cache. For each application, we show four di erent bars indicating the total (dynamic) unnecessary prefetches caused by static prefetch instructions with hit rates up to a given threshold. Hence the bar labeled \100" corresponds to all unnecessary prefetches, whereas the bar labeled \99" s h o ws the total unnecessary prefetches if we exclude prefetch instructions with hit rates over 99%, etc. This breakdown indicates the potential for reducing overhead by eliminating static prefetch instructions that are clearly of little value. For example, eliminating prefetches with hit rates over 99% would eliminate over half of the unnecessary prefetches in perimeter, t h us decreasing overhead signi cantly. In contrast, reducing overhead with a at distribution (e.g., bh) is more di cult since prefetches that sometimes hit also miss at least 10% of the time therefore, eliminating them may sacri ce some latency-hiding bene t. We found that eliminating prefetches with hit rates above 95% improves performance by 1-7% for these applications 8].
Finally, w e measured the impact of greedy prefetching on memory bandwidth consumption. We observe t h a t o n a v- erage, greedy prefetching increases the tra c between the primary and secondary caches by 12.7%, and the tra c between the secondary cache and main memory by 7 . 8 % .
In our experiments, this has almost no impact on performance. Hence greedy prefetching does not appear to be su ering from memory bandwidth problems. In summary, w e h a ve seen that automatic compilerinserted prefetching can result in signi cant speedups for uniprocessor applications containing RDSs. We n o w i nvestigate whether the two more sophisticated prefetching schemes can o er even larger performance gains.
C. Performance of History-Pointer Prefetching and DataLinearization Prefetching
We applied history-pointer prefetching and datalinearization prefetching by h a n d t o s e v eral of our applications. History-pointer prefetching is applicable to health because the list structures that are accessed by a k ey procedure remain unchanged across the over ten thousand times that it is called. As a result, history-pointer prefetching achieves a 40% speedup over greedy prefetching through better miss coverage and fewer unnecessary prefetches. Although history-pointer prefetching has fewer unnecessary prefetches than greedy prefetching, it has signi cantly higher instruction overhead due to the extra work required to maintain the history-pointers.
Data-linearization prefetching is applicable to both perimeter and treeadd, because the creation order is identical to the major subsequent t r a versal order in both cases. As a result, data linearization does not require changing the data layout in these cases (hence spatial locality is una ected). By reducing the number of unnecessary prefetches (and hence prefetching overhead) while maintaining good coverage factors, data-linearization prefetching results in speedups of 9% and 18% over greedy prefetching for perimeter and treeadd, respectively. O v erall, we see that both schemes can potentially o er signi cant i mprovements over greedy prefetching when applicable.
V. Prefetching RDSs on Multiprocessors
Having observed the bene ts of automatic prefetching of RDSs on uniprocessors, w e n o w i n vestigate whether the compiler can also accelerate pointer-based applications running on multiprocessors. In earlier studies, Mowry demonstrated that the compiler can successfully prefetch parallel matrix-based codes 2], 15], but the compiler used in those studies did not attempt to prefetch pointer-based access patterns. However, through hand-inserted prefetching, Mowry was able to achieve a signi cant s p e e d u p i n BARNES 15] , which is a pointer-intensive shared-memory parallel application from the SPLASH suite 16].
BARNES performs a hierarchical n-body simulation of the evolution of galaxies. The main computation consists of a depth-rst traversal of an octree structure to compute the gravitational force exerted by the given body on all other bodies in the tree. This is repeated for each b o d y i n the system, and the bodies are statically assigned to processors for the duration of each time step. Cache misses occur whenever a processor visits a part of the octree that is not already in its cache, either due to replacements or communication. To insert prefetches by hand, Mowry used a strategy similar to greedy prefetching: upon rst arriving at a node, he prefetched all immediate children before descending depth-rst into the rst child.
To e v aluate the performance of our compiler-based implementation of greedy prefetching on a multiprocessor, we compared it with hand-inserted prefetching for BARNES. F or the sake of comparison, we adopted the same simulation environment used in Mowry's earlier study 15], which w e now brie y summarize. We s i m ulated a cache-coherent, shared-memory multiprocessor that resembles the DASH multiprocessor 17]. Our simulated machine consists of 16 processors, each of which has two l e v els of direct-mapped caches, both using 16 byte lines. Table III shows the latency for servicing an access to di erent l e v els of the memory hierarchy, in the absence of contention (our simulations did model contention, however). To m a k e s i m ulations feasible, we scaled down both the problem size and cache sizes accordingly (we ran 8192 bodies through 3 times steps on an 8K/64K cache hierarchy ) , a s w as done (and explained in more detail) in the original study 2]. Figure 6 shows the impact of both compiler-inserted greedy prefetching (G) and hand-inserted prefetching (H) on BARNES. The execution times in Figure 6 (a) are broken down as follows: the bottom section is the amount of time spent executing instructions (including any prefetching instruction overhead), and the middle and top sections are synchronization and memory stall times, respectively. A s we see in Figure 6 (a), the compiler achieves nearly identical performance to hand-inserted prefetching. The compiler prefetches 90% of the original cache misses with only 15% of these misses being unnecessary, a s w e see in Figures 6 (b) and 6(c), respectively. Of the prefetched misses, the latency was fully hidden in half of the cases (pf hit), and partially hidden in the other cases (pf miss). By eliminating roughly half of the original memory stall time, the compiler was able to achieve a 16% speedup.
The compiler's greedy strategy for inserting prefetches is quite similar to what was done by hand, with the following exception. In an e ort to minimize unnecessary prefetches, the compiler's default strategy is to prefetch only the rst 64 bytes within a given RDS node. In the case of BARNES, the nodes are longer than 64 bytes, and we discovered that hand-inserted prefetching achieves better performance when we prefetch t h e e n tire nodes. In this case, the improved miss coverage of prefetching the entire nodes is worth the additional unnecessary prefetches, thereby resulting in a 1% speedup over compiler-inserted prefetching. Overall, however, we are quite pleased that the compiler was able to do this well, nearly matching the best performance that we could achieve b y h a n d .
VI. Related Work
Although prefetching has been studied extensively for array-based numeric codes 6], 18], relatively little work has been done on non-numeric applications. Chen et al. 19 ] used global instruction scheduling techniques to move a ddress generation back as early as possible to hide a small cache miss latency (10 cycles), and found mixed results. In contrast, our algorithms focus only on RDS accesses, and can issue prefetches much earlier (across procedure and loop iteration boundaries) by o vercoming the pointerchasing problem. Zhang and Torrellas 20] proposed a hardware-assisted scheme for prefetching irregular applications in shared-memory multiprocessors. Under their scheme, programs are annotated to bind together groups of data (e.g., elds in a record or two records linked by a pointer), which are then prefetched under hardware control. Compared with our compiler-based approach, their scheme has two shortcomings: (i) annotations are inserted manually, and (ii) their hardware extensions are not likely to be applicable in uniprocessors. Joseph and Grunwald 21] proposed a hardware-based Markov prefetching scheme which prefetches multiple predicted addresses upon a primary cache miss. While Markov prefetching can potentially handle chaotic miss patterns, it requires considerably more hardware support and has less exibility i n selecting what to prefetch and controlling the prefetch distance than our compiler-based schemes.
To our knowledge, the only compiler-based pointer prefetching scheme in the literature is the SPAID scheme proposed by Lipasti et al. 22 ]. Based on an observation that procedures are likely to dereference any pointers passed to them as arguments, SPAID inserts prefetches for the objects pointed to by these pointer arguments at the call sites. Therefore this scheme is only e ective i f t h e interval between the start of a procedure call and its dereference of a pointer is comparable to the cache miss latency. In an earlier study 8], we found that greedy prefetching offers substantially better performance than SPAID by hiding more latency while paying less overhead.
VII. Conclusions
While automatic compiler-inserted prefetching has shown considerable success in hiding the memory latency of array-based codes, the compiler technology for successfully prefetching pointer-based data structures has thus far been lacking. In this paper, we propose three prefetching schemes which o vercome the pointer-chasing problem, we automate the most widely applicable scheme (greedy prefetching) in the compiler, and we e v aluate its performance on both a modern superscalar uniprocessor (similar to the MIPS R10000) and on a large-scale sharedmemory multiprocessor. Our uniprocessor experiments show that automatic compiler-inserted prefetching can accelerate pointer-based applications by a s m uch a s 4 5 % . In addition, the more sophisticated algorithms (which w e currently simulate by hand) can o er even larger performance gains. Our multiprocessor experiments demonstrate that the compiler can potentially provide equivalent performance to hand-inserted prefetching even on parallel applications. These encouraging results suggest that the latency problem for pointer-based codes may be addressed largely through the prefetch instructions that already exist in many recent microprocessors.
